openlibm_fenv_amd64.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226
  1. /*-
  2. * Copyright (c) 2004-2005 David Schultz <[email protected]>
  3. * All rights reserved.
  4. *
  5. * Redistribution and use in source and binary forms, with or without
  6. * modification, are permitted provided that the following conditions
  7. * are met:
  8. * 1. Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * 2. Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. *
  14. * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
  15. * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  16. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  17. * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
  18. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  19. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  20. * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  21. * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  22. * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
  23. * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
  24. * SUCH DAMAGE.
  25. *
  26. * $FreeBSD: src/lib/msun/amd64/fenv.h,v 1.8 2011/10/10 15:43:09 das Exp $
  27. */
  28. #ifndef _FENV_H_
  29. #define _FENV_H_
  30. #include "cdefs-compat.h"
  31. #include "types-compat.h"
  32. #include "math_private.h"
  33. #ifndef __fenv_static
  34. //VBS
  35. //#define __fenv_static static
  36. #define __fenv_static
  37. #endif
  38. typedef struct {
  39. struct {
  40. uint32_t __control;
  41. uint32_t __status;
  42. uint32_t __tag;
  43. char __other[16];
  44. } __x87;
  45. uint32_t __mxcsr;
  46. } fenv_t;
  47. typedef uint16_t fexcept_t;
  48. /* Exception flags */
  49. #define FE_INVALID 0x01
  50. #define FE_DENORMAL 0x02
  51. #define FE_DIVBYZERO 0x04
  52. #define FE_OVERFLOW 0x08
  53. #define FE_UNDERFLOW 0x10
  54. #define FE_INEXACT 0x20
  55. #define FE_ALL_EXCEPT (FE_DIVBYZERO | FE_DENORMAL | FE_INEXACT | \
  56. FE_INVALID | FE_OVERFLOW | FE_UNDERFLOW)
  57. /* Rounding modes */
  58. #define FE_TONEAREST 0x0000
  59. #define FE_DOWNWARD 0x0400
  60. #define FE_UPWARD 0x0800
  61. #define FE_TOWARDZERO 0x0c00
  62. #define _ROUND_MASK (FE_TONEAREST | FE_DOWNWARD | \
  63. FE_UPWARD | FE_TOWARDZERO)
  64. /*
  65. * As compared to the x87 control word, the SSE unit's control word
  66. * has the rounding control bits offset by 3 and the exception mask
  67. * bits offset by 7.
  68. */
  69. #define _SSE_ROUND_SHIFT 3
  70. #define _SSE_EMASK_SHIFT 7
  71. __BEGIN_DECLS
  72. /* Default floating-point environment */
  73. extern const fenv_t __fe_dfl_env;
  74. #define FE_DFL_ENV (&__fe_dfl_env)
  75. #define __fldcw(__cw) __asm __volatile("fldcw %0" : : "m" (__cw))
  76. #define __fldenv(__env) __asm __volatile("fldenv %0" : : "m" (__env))
  77. #define __fldenvx(__env) __asm __volatile("fldenv %0" : : "m" (__env) \
  78. : "st", "st(1)", "st(2)", "st(3)", "st(4)", \
  79. "st(5)", "st(6)", "st(7)")
  80. #define __fnclex() __asm __volatile("fnclex")
  81. #define __fnstenv(__env) __asm __volatile("fnstenv %0" : "=m" (*(__env)))
  82. #define __fnstcw(__cw) __asm __volatile("fnstcw %0" : "=m" (*(__cw)))
  83. #define __fnstsw(__sw) __asm __volatile("fnstsw %0" : "=am" (*(__sw)))
  84. #define __fwait() __asm __volatile("fwait")
  85. #define __ldmxcsr(__csr) __asm __volatile("ldmxcsr %0" : : "m" (__csr))
  86. #define __stmxcsr(__csr) __asm __volatile("stmxcsr %0" : "=m" (*(__csr)))
  87. __fenv_static __attribute__((always_inline)) inline int
  88. feclearexcept(int __excepts)
  89. {
  90. fenv_t __env;
  91. if (__excepts == FE_ALL_EXCEPT) {
  92. __fnclex();
  93. } else {
  94. __fnstenv(&__env.__x87);
  95. __env.__x87.__status &= ~__excepts;
  96. __fldenv(__env.__x87);
  97. }
  98. __stmxcsr(&__env.__mxcsr);
  99. __env.__mxcsr &= ~__excepts;
  100. __ldmxcsr(__env.__mxcsr);
  101. return (0);
  102. }
  103. __fenv_static inline int
  104. fegetexceptflag(fexcept_t *__flagp, int __excepts)
  105. {
  106. uint32_t __mxcsr;
  107. uint16_t __status;
  108. __stmxcsr(&__mxcsr);
  109. __fnstsw(&__status);
  110. *__flagp = (__mxcsr | __status) & __excepts;
  111. return (0);
  112. }
  113. int fesetexceptflag(const fexcept_t *__flagp, int __excepts);
  114. int feraiseexcept(int __excepts);
  115. __fenv_static __attribute__((always_inline)) inline int
  116. fetestexcept(int __excepts)
  117. {
  118. uint32_t __mxcsr;
  119. uint16_t __status;
  120. __stmxcsr(&__mxcsr);
  121. __fnstsw(&__status);
  122. return ((__status | __mxcsr) & __excepts);
  123. }
  124. __fenv_static inline int
  125. fegetround(void)
  126. {
  127. uint16_t __control;
  128. /*
  129. * We assume that the x87 and the SSE unit agree on the
  130. * rounding mode. Reading the control word on the x87 turns
  131. * out to be about 5 times faster than reading it on the SSE
  132. * unit on an Opteron 244.
  133. */
  134. __fnstcw(&__control);
  135. return (__control & _ROUND_MASK);
  136. }
  137. __fenv_static inline int
  138. fesetround(int __round)
  139. {
  140. uint32_t __mxcsr;
  141. uint16_t __control;
  142. if (__round & ~_ROUND_MASK)
  143. return (-1);
  144. __fnstcw(&__control);
  145. __control &= ~_ROUND_MASK;
  146. __control |= __round;
  147. __fldcw(__control);
  148. __stmxcsr(&__mxcsr);
  149. __mxcsr &= ~(_ROUND_MASK << _SSE_ROUND_SHIFT);
  150. __mxcsr |= __round << _SSE_ROUND_SHIFT;
  151. __ldmxcsr(__mxcsr);
  152. return (0);
  153. }
  154. int fegetenv(fenv_t *__envp);
  155. int feholdexcept(fenv_t *__envp);
  156. __fenv_static inline int
  157. fesetenv(const fenv_t *__envp)
  158. {
  159. /*
  160. * XXX Using fldenvx() instead of fldenv() tells the compiler that this
  161. * instruction clobbers the i387 register stack. This happens because
  162. * we restore the tag word from the saved environment. Normally, this
  163. * would happen anyway and we wouldn't care, because the ABI allows
  164. * function calls to clobber the i387 regs. However, fesetenv() is
  165. * inlined, so we need to be more careful.
  166. */
  167. __fldenvx(__envp->__x87);
  168. __ldmxcsr(__envp->__mxcsr);
  169. return (0);
  170. }
  171. int feupdateenv(const fenv_t *__envp);
  172. #if __BSD_VISIBLE
  173. int feenableexcept(int __mask);
  174. int fedisableexcept(int __mask);
  175. /* We currently provide no external definition of fegetexcept(). */
  176. __fenv_static inline int
  177. fegetexcept(void)
  178. {
  179. uint16_t __control;
  180. /*
  181. * We assume that the masks for the x87 and the SSE unit are
  182. * the same.
  183. */
  184. __fnstcw(&__control);
  185. return (~__control & FE_ALL_EXCEPT);
  186. }
  187. #endif /* __BSD_VISIBLE */
  188. __END_DECLS
  189. #endif /* !_FENV_H_ */