|
@@ -7,9 +7,11 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
|
|
|
|
|
|
## [Unreleased]
|
|
|
|
|
|
+## [v0.10.0] - 2022-11-09
|
|
|
+
|
|
|
### Added
|
|
|
|
|
|
-- Added `critical-section-single-hart` feature which provides an implementation for the `critical_section` crate for single-hart systems, based on disabling all interrupts.
|
|
|
+- `critical-section-single-hart` feature which provides an implementation for the `critical_section` crate for single-hart systems, based on disabling all interrupts.
|
|
|
|
|
|
## [v0.9.0] - 2022-10-06
|
|
|
|
|
@@ -99,7 +101,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
|
|
|
|
|
|
- Fixed MSRV by restricting the upper bound of `bare-metal` version
|
|
|
|
|
|
-[Unreleased]: https://github.com/rust-embedded/riscv/compare/v0.9.0...HEAD
|
|
|
+[Unreleased]: https://github.com/rust-embedded/riscv/compare/v0.10.0...HEAD
|
|
|
+[v0.10.0]: https://github.com/rust-embedded/riscv/compare/v0.9.0...v0.10.0
|
|
|
[v0.9.0]: https://github.com/rust-embedded/riscv/compare/v0.8.0...v0.9.0
|
|
|
[v0.8.0]: https://github.com/rust-embedded/riscv/compare/v0.7.0...v0.8.0
|
|
|
[v0.7.0]: https://github.com/rust-embedded/riscv/compare/v0.6.0...v0.7.0
|