Browse Source

changelog

Román Cárdenas 1 year ago
parent
commit
3d39bbfaad
2 changed files with 2 additions and 1 deletions
  1. 1 0
      riscv-rt/CHANGELOG.md
  2. 1 1
      riscv/CHANGELOG.md

+ 1 - 0
riscv-rt/CHANGELOG.md

@@ -16,6 +16,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
 
 ### Changed
 
+- Cargo workspace for riscv and riscv-rt
 - Use inline assembly instead of pre-compiled blobs
 - Removed bors in favor of GitHub Merge Queue
 - `start_trap_rust` is now marked as `unsafe`

+ 1 - 1
riscv/CHANGELOG.md

@@ -20,7 +20,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
 
 ### Changed
 
-- Transitioning to cargo workspace
+- Cargo workspace for riscv and riscv-rt
 - Update `embedded-hal` dependency to v1.0 (bumps MSRV to 1.60)
 - `misa::MXL` renamed to `misa::XLEN`
 - Removed `bit_field` dependency