|
@@ -2,7 +2,10 @@
|
|
name = "riscv"
|
|
name = "riscv"
|
|
version = "0.4.0"
|
|
version = "0.4.0"
|
|
repository = "https://github.com/rust-embedded/riscv"
|
|
repository = "https://github.com/rust-embedded/riscv"
|
|
-authors = ["David Craven <david@craven.ch>"]
|
|
|
|
|
|
+authors = [
|
|
|
|
+ "The RISC-V Team <risc-v@teams.rust-embedded.org>",
|
|
|
|
+ "David Craven <david@craven.ch>",
|
|
|
|
+]
|
|
categories = ["embedded", "hardware-support", "no-std"]
|
|
categories = ["embedded", "hardware-support", "no-std"]
|
|
description = "Low level access to RISC-V processors"
|
|
description = "Low level access to RISC-V processors"
|
|
keywords = ["riscv", "register", "peripheral"]
|
|
keywords = ["riscv", "register", "peripheral"]
|