Explorar o código

Merge #21

21: Add team e-mail to authors r=dvc94ch a=Disasm



Co-authored-by: Vadim Kaushan <admin@disasm.info>
bors[bot] %!s(int64=6) %!d(string=hai) anos
pai
achega
b68f38ef40
Modificáronse 1 ficheiros con 1 adicións e 1 borrados
  1. 1 1
      riscv-rt/Cargo.toml

+ 1 - 1
riscv-rt/Cargo.toml

@@ -2,7 +2,7 @@
 name = "riscv-rt"
 version = "0.4.0"
 repository = "https://github.com/rust-embedded/riscv-rt"
-authors = ["David Craven <david@craven.ch>"]
+authors = ["The RISC-V Team <risc-v@teams.rust-embedded.org>"]
 categories = ["embedded", "no-std"]
 description = "Minimal runtime / startup for RISC-V CPU's"
 keywords = ["riscv", "runtime", "startup"]