|
@@ -2,10 +2,7 @@
|
|
|
name = "riscv"
|
|
|
version = "0.4.0"
|
|
|
repository = "https://github.com/rust-embedded/riscv"
|
|
|
-authors = [
|
|
|
- "The RISC-V Team <risc-v@teams.rust-embedded.org>",
|
|
|
- "David Craven <david@craven.ch>",
|
|
|
-]
|
|
|
+authors = ["The RISC-V Team <risc-v@teams.rust-embedded.org>"]
|
|
|
categories = ["embedded", "hardware-support", "no-std"]
|
|
|
description = "Low level access to RISC-V processors"
|
|
|
keywords = ["riscv", "register", "peripheral"]
|