Low level access to RISC-V processors

Román Cárdenas Rodríguez 0383469c80 Merge pull request #129 from ivq/sp_align il y a 1 an
riscv-rt b737208045 Ensure sp is 16-byte aligned il y a 1 an