Low level access to RISC-V processors

Fawaz Tirmizi b7f5ee4d87 Updated Cargo.toml 2 năm trước cách đây
src e80cec6faa Cleaned up documentation 2 năm trước cách đây
.gitignore a8c058f0ee initial commit 8 năm trước cách đây
.travis.yml 4e7d9d41b4 don't test master 7 năm trước cách đây
CHANGELOG.md e80cec6faa Cleaned up documentation 2 năm trước cách đây
Cargo.toml b7f5ee4d87 Updated Cargo.toml 2 năm trước cách đây
LICENSE-APACHE a8c058f0ee initial commit 8 năm trước cách đây
LICENSE-MIT a8c058f0ee initial commit 8 năm trước cách đây
README.md e80cec6faa Cleaned up documentation 2 năm trước cách đây

README.md

riscv-semihosting

Semihosting for RISC-V processors

This is a fork of the cortex-m-semihosting crate with changes to support the RISC-V Semihosting Specification as documented here

This crate can be used in exactly the same way as cortex-m-semihosting, simply by changing calls to cortex_m_semihosting::* to riscv_semihosting::*. Given this, the cortex-m-semihosting documentation is generally sufficient for using this library.

Minimum Supported Rust Version (MSRV)

This crate is guaranteed to compile on stable Rust 1.59.0 and up. It won't compile with older versions.

License

Licensed under either of

at your option.

Contribution

Unless you explicitly state otherwise, any contribution intentionally submitted for inclusion in the work by you, as defined in the Apache-2.0 license, shall be dual licensed as above, without any additional terms or conditions.

Code of Conduct

Contribution to this crate is organized under the terms of the Rust Code of Conduct, the maintainer of this crate, the RISC-V team, promises to intervene to uphold that code of conduct.