Low level access to RISC-V processors

bors[bot] ba85a0ef0a Merge #54 %!s(int64=5) %!d(string=hai) anos
riscv-rt ef768fbd97 Check code style on CI %!s(int64=5) %!d(string=hai) anos