Low level access to RISC-V processors
David Craven
cb1afe4002
Implement semihosting for RISCV.
|
7 years ago | |
|---|---|---|
| ci | 7 years ago | |
| src | 7 years ago | |
| .gitignore | 8 years ago | |
| .travis.yml | 7 years ago | |
| CHANGELOG.md | 7 years ago | |
| Cargo.toml | 7 years ago | |
| LICENSE-APACHE | 8 years ago | |
| LICENSE-MIT | 8 years ago | |
| README.md | 8 years ago |
README.md
cortex-m-semihosting
Semihosting for ARM Cortex-M processors
Documentation
License
Licensed under either of
- Apache License, Version 2.0 (LICENSE-APACHE or http://www.apache.org/licenses/LICENSE-2.0)
- MIT license (LICENSE-MIT or http://opensource.org/licenses/MIT)
at your option.
Contribution
Unless you explicitly state otherwise, any contribution intentionally submitted for inclusion in the work by you, as defined in the Apache-2.0 license, shall be dual licensed as above, without any additional terms or conditions.