Low level access to RISC-V processors

Aaron Gowatch ce6e680419 Upgrade rust-version to 1.60 преди 1 година
.github edf4dace0d separation of CI преди 1 година
riscv 0a30be9411 Update CHANGELOG.md to reflect embedded-hal v1.0.0-rc.2 преди 1 година
riscv-rt ce6e680419 Upgrade rust-version to 1.60 преди 1 година
.gitignore 4344b03e88 Remove bit_field dependency преди 1 година
CODE_OF_CONDUCT.md 4bd6d68552 Update link (riscv to risc-v) преди 4 години
Cargo.toml cd474dda9c Setting CI (WIP) преди 1 година
README.md 5407f3826e Addressing review преди 1 година

README.md

RISC-V crates

This repository contains various crates useful for writing Rust programs on RISC-V microcontrollers:

  • riscv: CPU peripheral access and intrinsics
  • riscv-rt: Startup code and interrupt handling

This project is developed and maintained by the RISC-V team.

Contribution

Unless you explicitly state otherwise, any contribution intentionally submitted for inclusion in the work by you, as defined in the Apache-2.0 license, shall be dual licensed as above, without any additional terms or conditions.

Code of Conduct

Contribution to this crate is organized under the terms of the Rust Code of Conduct, the maintainer of this crate, the RISC-V team, promises to intervene to uphold that code of conduct.