Wladimir J. van der Laan eb00f87c16 Add .sbss section to linker script 6 éve
..
.github 130686e45b A unified contributing experience. 7 éve
bin 5d8f8c3ba1 Regenerate binaries 6 éve
ci e33637548f Fix build 6 éve
examples 0049fd0ed0 Add examples 6 éve
macros f433e3d248 [macros] Bump version (0.1.6) 6 éve
src 15fe9928bf Bump version (0.6.0) 6 éve
.gitignore 96d46bf3ec Ignore temporary bin/* files 6 éve
.travis.yml f572fdecd4 Add MSRV policy 6 éve
CODE_OF_CONDUCT.md 73f1a1ebe7 Rename RISCV to RISC-V 6 éve
Cargo.toml e33637548f Fix build 6 éve
README.md 73f1a1ebe7 Rename RISCV to RISC-V 6 éve
asm.S 5c1bbc64e4 Introduce _mp_hook 6 éve
assemble.sh 6ef7218873 Generate binaries for riscv64 targets 6 éve
build.rs 5c4dde2845 Get rid of inline assembly 6 éve
check-blobs.sh 5c4dde2845 Get rid of inline assembly 6 éve
link.x eb00f87c16 Add .sbss section to linker script 6 éve

README.md

crates.io crates.io Build Status

riscv-rt

Minimal runtime / startup for RISC-V CPU's.

This project is developed and maintained by the RISC-V team.

Documentation

License

Copyright 2018 RISC-V team

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

Code of Conduct

Contribution to this crate is organized under the terms of the Rust Code of Conduct, the maintainer of this crate, the RISC-V team, promises to intervene to uphold that code of conduct.