lib.rs 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320
  1. //! RISC-V SBI Specification structure and constant definitions.
  2. //!
  3. //! This crate adapts to RISC-V SBI Specification version 2.0 ratified.
  4. //! It provides structures in Rust semantics and best practices to simplify
  5. //! designs of RISC-V SBI ecosystem, both implementation and applications.
  6. //!
  7. //! You may find it convenient to use this library in a vast range of packages,
  8. //! from operating system kernels, hypervisors, to SBI bare metal implementations.
  9. //! This crate is `no_std` compatible and does not need dynamic memory allocation,
  10. //! which makes it suitable for embedded development.
  11. //!
  12. //! Although this library is dedicated to RISC-V architecture, it does not limit
  13. //! which build target the dependents should compile into.
  14. //! For example, when developing a RISC-V emulator on platforms other than RISC-V,
  15. //! the emulator designed on other platforms can still make use of `sbi-spec` structures,
  16. //! to provide the necessary features where the emulated RISC-V environment would make use of.
  17. #![no_std]
  18. #![deny(missing_docs, unsafe_code, unstable_features)]
  19. // §3
  20. pub mod binary;
  21. // §4
  22. pub mod base;
  23. // §5
  24. #[cfg(feature = "legacy")]
  25. pub mod legacy;
  26. // §6
  27. pub mod time;
  28. // §7
  29. pub mod spi;
  30. // §8
  31. pub mod rfnc;
  32. // §9
  33. pub mod hsm;
  34. // §10
  35. pub mod srst;
  36. // §11
  37. pub mod pmu;
  38. // §12
  39. pub mod dbcn;
  40. // §13
  41. pub mod susp;
  42. // §14
  43. pub mod cppc;
  44. // §15
  45. pub mod nacl;
  46. // §16
  47. pub mod sta;
  48. /// Converts SBI EID from str.
  49. const fn eid_from_str(name: &str) -> i32 {
  50. match *name.as_bytes() {
  51. [a] => i32::from_be_bytes([0, 0, 0, a]),
  52. [a, b] => i32::from_be_bytes([0, 0, a, b]),
  53. [a, b, c] => i32::from_be_bytes([0, a, b, c]),
  54. [a, b, c, d] => i32::from_be_bytes([a, b, c, d]),
  55. _ => unreachable!(),
  56. }
  57. }
  58. /// Checks during compilation, and provides an item list for developers.
  59. #[cfg(test)]
  60. mod tests {
  61. use static_assertions::{
  62. assert_eq_align, assert_eq_size, assert_fields, assert_impl_all, const_assert_eq,
  63. };
  64. // §3
  65. #[test]
  66. fn test_binary() {
  67. use crate::binary::*;
  68. assert_eq_align!(SbiRet, usize);
  69. assert_eq_size!(SbiRet, [usize; 2]);
  70. assert_fields!(SbiRet: error);
  71. assert_fields!(SbiRet: value);
  72. assert_impl_all!(SbiRet: Copy, Clone, PartialEq, Eq, core::fmt::Debug);
  73. const_assert_eq!(0, RET_SUCCESS as isize);
  74. const_assert_eq!(-1, RET_ERR_FAILED as isize);
  75. const_assert_eq!(-2, RET_ERR_NOT_SUPPORTED as isize);
  76. const_assert_eq!(-3, RET_ERR_INVALID_PARAM as isize);
  77. const_assert_eq!(-4, RET_ERR_DENIED as isize);
  78. const_assert_eq!(-5, RET_ERR_INVALID_ADDRESS as isize);
  79. const_assert_eq!(-6, RET_ERR_ALREADY_AVAILABLE as isize);
  80. const_assert_eq!(-7, RET_ERR_ALREADY_STARTED as isize);
  81. const_assert_eq!(-8, RET_ERR_ALREADY_STOPPED as isize);
  82. const_assert_eq!(-9, RET_ERR_NO_SHMEM as isize);
  83. }
  84. // §4
  85. #[test]
  86. fn test_base() {
  87. use crate::base::*;
  88. const_assert_eq!(0x10, EID_BASE);
  89. const_assert_eq!(0, GET_SBI_SPEC_VERSION);
  90. const_assert_eq!(1, GET_SBI_IMPL_ID);
  91. const_assert_eq!(2, GET_SBI_IMPL_VERSION);
  92. const_assert_eq!(3, PROBE_EXTENSION);
  93. const_assert_eq!(4, GET_MVENDORID);
  94. const_assert_eq!(5, GET_MARCHID);
  95. const_assert_eq!(6, GET_MIMPID);
  96. const_assert_eq!(0, impl_id::BBL);
  97. const_assert_eq!(1, impl_id::OPEN_SBI);
  98. const_assert_eq!(2, impl_id::XVISOR);
  99. const_assert_eq!(3, impl_id::KVM);
  100. const_assert_eq!(4, impl_id::RUST_SBI);
  101. const_assert_eq!(5, impl_id::DIOSIX);
  102. const_assert_eq!(6, impl_id::COFFER);
  103. const_assert_eq!(7, impl_id::XEN);
  104. const_assert_eq!(8, impl_id::POLARFIRE_HSS);
  105. }
  106. // §5
  107. #[cfg(feature = "legacy")]
  108. #[test]
  109. fn test_legacy() {
  110. use crate::legacy::*;
  111. const_assert_eq!(0, LEGACY_SET_TIMER);
  112. const_assert_eq!(1, LEGACY_CONSOLE_PUTCHAR);
  113. const_assert_eq!(2, LEGACY_CONSOLE_GETCHAR);
  114. const_assert_eq!(3, LEGACY_CLEAR_IPI);
  115. const_assert_eq!(4, LEGACY_SEND_IPI);
  116. const_assert_eq!(5, LEGACY_REMOTE_FENCE_I);
  117. const_assert_eq!(6, LEGACY_REMOTE_SFENCE_VMA);
  118. const_assert_eq!(7, LEGACY_REMOTE_SFENCE_VMA_ASID);
  119. const_assert_eq!(8, LEGACY_SHUTDOWN);
  120. }
  121. // §6
  122. #[test]
  123. fn test_time() {
  124. use crate::time::*;
  125. const_assert_eq!(0x54494D45, EID_TIME);
  126. const_assert_eq!(0, SET_TIMER);
  127. }
  128. // §7
  129. #[test]
  130. fn test_spi() {
  131. use crate::spi::*;
  132. const_assert_eq!(0x735049, EID_SPI);
  133. const_assert_eq!(0, SEND_IPI);
  134. }
  135. // §8
  136. #[test]
  137. fn test_rfnc() {
  138. use crate::rfnc::*;
  139. const_assert_eq!(0x52464E43, EID_RFNC);
  140. const_assert_eq!(0, REMOTE_FENCE_I);
  141. const_assert_eq!(1, REMOTE_SFENCE_VMA);
  142. const_assert_eq!(2, REMOTE_SFENCE_VMA_ASID);
  143. const_assert_eq!(3, REMOTE_HFENCE_GVMA_VMID);
  144. const_assert_eq!(4, REMOTE_HFENCE_GVMA);
  145. const_assert_eq!(5, REMOTE_HFENCE_VVMA_ASID);
  146. const_assert_eq!(6, REMOTE_HFENCE_VVMA);
  147. }
  148. // §9
  149. #[test]
  150. fn test_hsm() {
  151. use crate::hsm::*;
  152. const_assert_eq!(0x48534D, EID_HSM);
  153. const_assert_eq!(0, hart_state::STARTED);
  154. const_assert_eq!(1, hart_state::STOPPED);
  155. const_assert_eq!(2, hart_state::START_PENDING);
  156. const_assert_eq!(3, hart_state::STOP_PENDING);
  157. const_assert_eq!(4, hart_state::SUSPENDED);
  158. const_assert_eq!(5, hart_state::SUSPEND_PENDING);
  159. const_assert_eq!(6, hart_state::RESUME_PENDING);
  160. const_assert_eq!(0x0000_0000, suspend_type::RETENTIVE);
  161. const_assert_eq!(0x8000_0000, suspend_type::NON_RETENTIVE);
  162. const_assert_eq!(0, HART_START);
  163. const_assert_eq!(1, HART_STOP);
  164. const_assert_eq!(2, HART_GET_STATUS);
  165. const_assert_eq!(3, HART_SUSPEND);
  166. }
  167. // §10
  168. #[test]
  169. fn test_srst() {
  170. use crate::srst::*;
  171. const_assert_eq!(0x53525354, EID_SRST);
  172. const_assert_eq!(0, RESET_TYPE_SHUTDOWN);
  173. const_assert_eq!(1, RESET_TYPE_COLD_REBOOT);
  174. const_assert_eq!(2, RESET_TYPE_WARM_REBOOT);
  175. const_assert_eq!(0, RESET_REASON_NO_REASON);
  176. const_assert_eq!(1, RESET_REASON_SYSTEM_FAILURE);
  177. const_assert_eq!(0, SYSTEM_RESET);
  178. }
  179. // §11
  180. #[test]
  181. fn test_pmu() {
  182. use crate::pmu::*;
  183. const_assert_eq!(0x504D55, EID_PMU);
  184. const_assert_eq!(0, NUM_COUNTERS);
  185. const_assert_eq!(1, COUNTER_GET_INFO);
  186. const_assert_eq!(2, COUNTER_CONFIG_MATCHING);
  187. const_assert_eq!(3, COUNTER_START);
  188. const_assert_eq!(4, COUNTER_STOP);
  189. const_assert_eq!(5, COUNTER_FW_READ);
  190. const_assert_eq!(6, COUNTER_FW_READ_HI);
  191. const_assert_eq!(7, SNAPSHOT_SET_SHMEM);
  192. const_assert_eq!(0, event_type::HARDWARE_GENERAL);
  193. const_assert_eq!(1, event_type::HARDWARE_CACHE);
  194. const_assert_eq!(2, event_type::HARDWARE_RAW);
  195. const_assert_eq!(15, event_type::FIRMWARE);
  196. const_assert_eq!(0, hardware_event::NO_EVENT);
  197. const_assert_eq!(1, hardware_event::CPU_CYCLES);
  198. const_assert_eq!(2, hardware_event::INSTRUCTIONS);
  199. const_assert_eq!(3, hardware_event::CACHE_REFERENCES);
  200. const_assert_eq!(4, hardware_event::CACHE_MISSES);
  201. const_assert_eq!(5, hardware_event::BRANCH_INSTRUCTIONS);
  202. const_assert_eq!(6, hardware_event::BRANCH_MISSES);
  203. const_assert_eq!(7, hardware_event::BUS_CYCLES);
  204. const_assert_eq!(8, hardware_event::STALLED_CYCLES_FRONTEND);
  205. const_assert_eq!(9, hardware_event::STALLED_CYCLES_BACKEND);
  206. const_assert_eq!(10, hardware_event::REF_CPU_CYCLES);
  207. const_assert_eq!(0, cache_event::L1D);
  208. const_assert_eq!(1, cache_event::L1I);
  209. const_assert_eq!(2, cache_event::LL);
  210. const_assert_eq!(3, cache_event::DTLB);
  211. const_assert_eq!(4, cache_event::ITLB);
  212. const_assert_eq!(5, cache_event::BPU);
  213. const_assert_eq!(6, cache_event::NODE);
  214. const_assert_eq!(0, cache_operation::READ);
  215. const_assert_eq!(1, cache_operation::WRITE);
  216. const_assert_eq!(2, cache_operation::PREFETCH);
  217. const_assert_eq!(0, cache_result::ACCESS);
  218. const_assert_eq!(1, cache_result::MISS);
  219. const_assert_eq!(0, firmware_event::MISALIGNED_LOAD);
  220. const_assert_eq!(1, firmware_event::MISALIGNED_STORE);
  221. const_assert_eq!(2, firmware_event::ACCESS_LOAD);
  222. const_assert_eq!(3, firmware_event::ACCESS_STORE);
  223. const_assert_eq!(4, firmware_event::ILLEGAL_INSN);
  224. const_assert_eq!(5, firmware_event::SET_TIMER);
  225. const_assert_eq!(6, firmware_event::IPI_SENT);
  226. const_assert_eq!(7, firmware_event::IPI_RECEIVED);
  227. const_assert_eq!(8, firmware_event::FENCE_I_SENT);
  228. const_assert_eq!(9, firmware_event::FENCE_I_RECEIVED);
  229. const_assert_eq!(10, firmware_event::SFENCE_VMA_SENT);
  230. const_assert_eq!(11, firmware_event::SFENCE_VMA_RECEIVED);
  231. const_assert_eq!(12, firmware_event::SFENCE_VMA_ASID_SENT);
  232. const_assert_eq!(13, firmware_event::SFENCE_VMA_ASID_RECEIVED);
  233. const_assert_eq!(14, firmware_event::HFENCE_GVMA_SENT);
  234. const_assert_eq!(15, firmware_event::HFENCE_GVMA_RECEIVED);
  235. const_assert_eq!(16, firmware_event::HFENCE_GVMA_VMID_SENT);
  236. const_assert_eq!(17, firmware_event::HFENCE_GVMA_VMID_RECEIVED);
  237. const_assert_eq!(18, firmware_event::HFENCE_VVMA_SENT);
  238. const_assert_eq!(19, firmware_event::HFENCE_VVMA_RECEIVED);
  239. const_assert_eq!(20, firmware_event::HFENCE_VVMA_ASID_SENT);
  240. const_assert_eq!(21, firmware_event::HFENCE_VVMA_ASID_RECEIVED);
  241. const_assert_eq!(65535, firmware_event::PLATFORM);
  242. }
  243. // §12
  244. #[test]
  245. fn test_dbcn() {
  246. use crate::dbcn::*;
  247. const_assert_eq!(0x4442434E, EID_DBCN);
  248. const_assert_eq!(0, CONSOLE_WRITE);
  249. const_assert_eq!(1, CONSOLE_READ);
  250. const_assert_eq!(2, CONSOLE_WRITE_BYTE);
  251. }
  252. // §13
  253. #[test]
  254. fn test_susp() {
  255. use crate::susp::*;
  256. const_assert_eq!(0x53555350, EID_SUSP);
  257. const_assert_eq!(0, SUSPEND);
  258. }
  259. // §14
  260. #[test]
  261. fn test_cppc() {
  262. use crate::cppc::*;
  263. const_assert_eq!(0x43505043, EID_CPPC);
  264. const_assert_eq!(0, PROBE);
  265. const_assert_eq!(1, READ);
  266. const_assert_eq!(2, READ_HI);
  267. const_assert_eq!(3, WRITE);
  268. }
  269. // §15
  270. #[test]
  271. fn test_nacl() {
  272. use crate::nacl::*;
  273. const_assert_eq!(0x4E41434C, EID_NACL);
  274. const_assert_eq!(0, PROBE_FEATURE);
  275. const_assert_eq!(1, SET_SHMEM);
  276. const_assert_eq!(2, SYNC_CSR);
  277. const_assert_eq!(3, SYNC_HFENCE);
  278. const_assert_eq!(4, SYNC_SRET);
  279. const_assert_eq!(0, feature_id::SYNC_CSR);
  280. const_assert_eq!(1, feature_id::SYNC_HFENCE);
  281. const_assert_eq!(2, feature_id::SYNC_SRET);
  282. const_assert_eq!(3, feature_id::AUTOSWAP_CSR);
  283. const_assert_eq!(8192, shmem_size::RV32);
  284. const_assert_eq!(12288, shmem_size::RV64);
  285. const_assert_eq!(20480, shmem_size::RV128);
  286. match () {
  287. #[cfg(target_pointer_width = "32")]
  288. () => {
  289. const_assert_eq!(shmem_size::NATIVE, shmem_size::RV32);
  290. }
  291. #[cfg(target_pointer_width = "64")]
  292. () => {
  293. const_assert_eq!(shmem_size::NATIVE, shmem_size::RV64);
  294. }
  295. #[cfg(target_pointer_width = "128")]
  296. () => {
  297. const_assert_eq!(shmem_size::NATIVE, shmem_size::RV128);
  298. }
  299. }
  300. }
  301. // §16
  302. #[test]
  303. fn test_sta() {
  304. use crate::sta::*;
  305. const_assert_eq!(0x535441, EID_STA);
  306. const_assert_eq!(0, SET_SHMEM);
  307. }
  308. }