Low level access to RISC-V processors

Vadim Kaushan 2965734b7b Bump version (0.5.3) 6 jaren geleden
.github 59d46795b2 A unified contributing experience. 6 jaren geleden
bin 2ef11206bd Regenerate binaries 6 jaren geleden
ci 698cb306ea Enable gcc caching 6 jaren geleden
src cf9008492a Add marchid, mhartid and mimpid registers 6 jaren geleden
.gitignore a51143d366 Implement asm functions 6 jaren geleden
.travis.yml 7d4919a67c Add MSRV policy 6 jaren geleden
CODE_OF_CONDUCT.md c1a3fe2dd9 Rename RISCV to RISC-V 6 jaren geleden
Cargo.toml 2965734b7b Bump version (0.5.3) 6 jaren geleden
README.md c1a3fe2dd9 Rename RISCV to RISC-V 6 jaren geleden
asm.S cf9008492a Add marchid, mhartid and mimpid registers 6 jaren geleden
asm.h a51143d366 Implement asm functions 6 jaren geleden
asm32.S a51143d366 Implement asm functions 6 jaren geleden
assemble.sh 427c3b9035 Generate binaries for 64-bit targets 6 jaren geleden
build.rs a51143d366 Implement asm functions 6 jaren geleden
check-blobs.sh a51143d366 Implement asm functions 6 jaren geleden

README.md

crates.io crates.io Build Status

riscv

Low level access to RISC-V processors

This project is developed and maintained by the RISC-V team.

Documentation

License

Copyright 2019 RISC-V team

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

Code of Conduct

Contribution to this crate is organized under the terms of the Rust Code of Conduct, the maintainer of this crate, the RISC-V team, promises to intervene to uphold that code of conduct.