Low level access to RISC-V processors

Vadim Kaushan 7590a98318 Release v0.5.5 5 年 前
.github 59d46795b2 A unified contributing experience. 6 年 前
bin b53e0a5cd2 add riscv32i target 5 年 前
ci 698cb306ea Enable gcc caching 6 年 前
src 31f4127702 Add PMP CSRs 5 年 前
.gitignore a51143d366 Implement asm functions 6 年 前
.travis.yml 7d4919a67c Add MSRV policy 6 年 前
CHANGELOG.md 7590a98318 Release v0.5.5 5 年 前
CODE_OF_CONDUCT.md c1a3fe2dd9 Rename RISCV to RISC-V 6 年 前
Cargo.toml 7590a98318 Release v0.5.5 5 年 前
README.md c1a3fe2dd9 Rename RISCV to RISC-V 6 年 前
asm.S a659a0cc39 Declare all the CSR registers in asm.S 5 年 前
asm.h a659a0cc39 Declare all the CSR registers in asm.S 5 年 前
assemble.sh b53e0a5cd2 add riscv32i target 5 年 前
build.rs a51143d366 Implement asm functions 6 年 前
check-blobs.sh a51143d366 Implement asm functions 6 年 前

README.md

crates.io crates.io Build Status

riscv

Low level access to RISC-V processors

This project is developed and maintained by the RISC-V team.

Documentation

License

Copyright 2019 RISC-V team

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

Code of Conduct

Contribution to this crate is organized under the terms of the Rust Code of Conduct, the maintainer of this crate, the RISC-V team, promises to intervene to uphold that code of conduct.