Low level access to RISC-V processors

mara c1a3fe2dd9 Rename RISCV to RISC-V 6 anni fa
.github 59d46795b2 A unified contributing experience. 6 anni fa
bin 8222812d8d Regenerate blobs 6 anni fa
ci 698cb306ea Enable gcc caching 6 anni fa
src 32eba6c1ea Merge #23 6 anni fa
.gitignore a51143d366 Implement asm functions 6 anni fa
.travis.yml 7d4919a67c Add MSRV policy 6 anni fa
CODE_OF_CONDUCT.md c1a3fe2dd9 Rename RISCV to RISC-V 6 anni fa
Cargo.toml a091d236dd Bump version 6 anni fa
README.md c1a3fe2dd9 Rename RISCV to RISC-V 6 anni fa
asm.S 4ad2150a24 Add fcsr register 6 anni fa
asm.h a51143d366 Implement asm functions 6 anni fa
asm32.S a51143d366 Implement asm functions 6 anni fa
assemble.sh 427c3b9035 Generate binaries for 64-bit targets 6 anni fa
build.rs a51143d366 Implement asm functions 6 anni fa
check-blobs.sh a51143d366 Implement asm functions 6 anni fa

README.md

crates.io crates.io Build Status

riscv

Low level access to RISC-V processors

This project is developed and maintained by the RISC-V team.

Documentation

License

Copyright 2019 RISC-V team

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

Code of Conduct

Contribution to this crate is organized under the terms of the Rust Code of Conduct, the maintainer of this crate, the RISC-V team, promises to intervene to uphold that code of conduct.