Low level access to RISC-V processors

LoGin 4241a97627 feat: Add update_sum method to Sstatus struct (#8) преди 7 месеца
.github afddf094a0 Merge branch 'master' of github.com:rust-embedded/riscv into riscv-rt-asm преди 9 месеца
riscv 4241a97627 feat: Add update_sum method to Sstatus struct (#8) преди 7 месеца
riscv-pac cadabef94f Minor releases преди 9 месеца
riscv-peripheral d51c622ca8 Cargo metadata for riscv-peripheral преди 9 месеца
riscv-rt 6cab675051 Patch merge origin 240405 (#5) преди 8 месеца
riscv-semihosting 3384fc8b19 Prepare for releases преди 10 месеца
.gitignore 4344b03e88 Remove bit_field dependency преди 1 година
CODE_OF_CONDUCT.md 4bd6d68552 Update link (riscv to risc-v) преди 4 години
Cargo.toml b2183c696b Merge branch 'master' into add-peripheral преди 10 месеца
README.md b2183c696b Merge branch 'master' into add-peripheral преди 10 месеца

README.md

RISC-V crates

This repository contains various crates useful for writing Rust programs on RISC-V microcontrollers:

This project is developed and maintained by the RISC-V team.

Contribution

Unless you explicitly state otherwise, any contribution intentionally submitted for inclusion in the work by you, as defined in the Apache-2.0 license, shall be dual licensed as above, without any additional terms or conditions.

Code of Conduct

Contribution to this crate is organized under the terms of the Rust Code of Conduct, the maintainer of this crate, the RISC-V team, promises to intervene to uphold that code of conduct.