|
3 years ago | |
---|---|---|
src | 3 years ago | |
.gitignore | 4 years ago | |
CHANGELOG.md | 3 years ago | |
Cargo.toml | 3 years ago | |
LICENSE-MIT | 4 years ago | |
LICENSE-MULAN | 4 years ago | |
README.md | 3 years ago |
RISC-V Supervisor Binary Interface (SBI) implementation in Rust; runs on M-mode.
From version 0.2.0, RustSBI is reformed into a library, thus no longer provides binary downloads for specific platforms. You may visit RustSBI-QEMU, RustSBI-K210 or other projects depending on the platforms you need.
Yes, you can! RustSBI strictly follows RISC-V SBI standard. All features are prepares for all programming languages, as long as they support RISC-V SBI defined calling convention.
If your kernel language supports other SBI implementations, typically it will support RustSBI in the same way.
This project is originally a part of rCore Summer of Code 2020 activities, now it is capable of running rCore-Tutorial and other OS kernels on wide supported RISC-V devices.
Blog article (Chinese):
Slides (Chinese):
embedded-hal
libraries.This project is licensed under either of
Documents from RISC-V SBI Specification are used in this project. These documents are (C) RISC-V Founcation under Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at https://creativecommons.org/licenses/by/4.0/.