Low level access to RISC-V processors

Román Cárdenas de55f4ff55 Improve CLINT codegen macro 1 year ago
src de55f4ff55 Improve CLINT codegen macro 1 year ago
.gitignore 197f2fcd71 First version of PLIC and (A)CLINT 1 year ago
Cargo.toml 197f2fcd71 First version of PLIC and (A)CLINT 1 year ago
README.md 197f2fcd71 First version of PLIC and (A)CLINT 1 year ago

README.md

riscv-peripheral

Standard RISC-V targets for embedded systems written in Rust

Minimum Supported Rust Version (MSRV)

This crate is guaranteed to compile on stable Rust 1.61 and up. It might compile with older versions but that may change in any new patch release.