bors[bot]
|
459421dbd3
Merge #36
|
5 years ago |
Vadim Kaushan
|
7590a98318
Release v0.5.5
|
5 years ago |
Vadim Kaushan
|
4bc23c6431
Add CHANGELOG.md
|
5 years ago |
bors[bot]
|
e5e0888818
Merge #35
|
5 years ago |
Gui Andrade
|
ea1f028a57
Add mideleg register support
|
5 years ago |
bors[bot]
|
0259333c75
Merge #34
|
5 years ago |
Gui Andrade
|
7a9aa062a0
Allow writing directly to satp register
|
5 years ago |
Gui Andrade
|
95c52341c4
mip: Add set/clear functions for bits
|
5 years ago |
bors[bot]
|
0eda3c511c
Merge #32
|
5 years ago |
Ales Katona
|
73f45e3dbf
Merge branch 'master' into ustatus
|
5 years ago |
bors[bot]
|
9d68612325
Merge #33
|
5 years ago |
Vadim Kaushan
|
b834ae45a5
Do not use bare-metal v0.2.5 (changes MSRV)
|
5 years ago |
Ales Katona
|
8840aee369
ucause only as readable bits
|
5 years ago |
Ales Katona
|
e1232ed680
clean up formatting
|
5 years ago |
Ales Katona
|
cdf6a33665
remove XS and FS from ustatus
|
5 years ago |
Ales Katona
|
13831f7a80
revert scause specific trap/exceptions
|
5 years ago |
Ales Katona
|
f443bcf698
remove invalid comment
|
5 years ago |
Ales Katona
|
30555e4d79
fix typos in asm calls
|
5 years ago |
Ales Katona
|
49446ad869
fix ustatus doc typos
|
5 years ago |
Ales Katona
|
2180ef44d5
add user trap setup and handling registers
|
5 years ago |
bors[bot]
|
4094a32f43
Merge #30
|
5 years ago |
Sebastien Bourdeauducq
|
b53e0a5cd2
add riscv32i target
|
5 years ago |
bors[bot]
|
7f1e4a56cf
Merge #31
|
5 years ago |
Vadim Kaushan
|
d3dc245ce4
Bump version (0.5.4)
|
5 years ago |
Vadim Kaushan
|
31f4127702
Add PMP CSRs
|
5 years ago |
Vadim Kaushan
|
f37ab221c8
Implement hpmcounter*[h], mhpmcounter*[h], mhpmevent* CSRs
|
5 years ago |
Vadim Kaushan
|
298a8b6f6e
Provide write() for mepc
|
5 years ago |
Vadim Kaushan
|
7a8d3d1f6c
Implement mscratch and mtval registers
|
5 years ago |
Vadim Kaushan
|
00367d4fd2
Add sections to the registers module
|
5 years ago |
Vadim Kaushan
|
370a654d2c
Regenerate binaries
|
5 years ago |