 dkhayes117
|
8a36b3e3d6
Cargo fmt
|
il y a 4 ans |
|
dkhayes117
|
6878e5f774
Fix weird formatting in mod.rs
|
il y a 4 ans |
|
dkhayes117
|
f273ef59b1
Run cargo fmt again in register directory
|
il y a 4 ans |
|
dkhayes117
|
42fa92f501
Fix with Cargo fmt
|
il y a 4 ans |
|
dkhayes117
|
282345f3de
Fix Comments on user accesses: cycle.rs, cycleh.rs, instret.rs, and instreth.rs
|
il y a 4 ans |
|
dkhayes117
|
ab0777651d
Fix typos
|
il y a 4 ans |
|
dkhayes117
|
d65aabb952
add cycle[h].rs, instret[h].rs, and mcounteren.rs modules
|
il y a 4 ans |
 bors[bot]
|
39ff09eefe
Merge #53
|
il y a 5 ans |
 Nixon Enraght-Moony
|
4bd6d68552
Update link (riscv to risc-v)
|
il y a 5 ans |
|
bors[bot]
|
6392fa9520
Merge #52
|
il y a 5 ans |
 luojia65
|
7309236b6e
Use cargo fmt
|
il y a 5 ans |
|
luojia65
|
b144dd1709
Uppercase doc comments for `medeleg`
|
il y a 5 ans |
|
luojia65
|
db4a22c3c3
medeleg; small doc fix
|
il y a 5 ans |
|
bors[bot]
|
4d16f14ab3
Merge #51
|
il y a 5 ans |
 Vadim Kaushan
|
f844c17c3a
Fix {S,U}tvec::trap_mode() functions to match Mtvec::trap_mode()
|
il y a 5 ans |
|
bors[bot]
|
3b8b0ad3c0
Merge #50
|
il y a 5 ans |
|
Vadim Kaushan
|
01148aab87
Fix CI
|
il y a 5 ans |
|
Vadim Kaushan
|
b395169b9a
Release v0.6.0
|
il y a 5 ans |
|
Vadim Kaushan
|
a614efc14b
Update copyright years
|
il y a 5 ans |
|
Vadim Kaushan
|
2daf0d2e76
Update MSRV to 1.42
|
il y a 5 ans |
|
Vadim Kaushan
|
4e6d9a0bf8
Add mising item to the change log
|
il y a 5 ans |
|
bors[bot]
|
ffb386ba46
Merge #48
|
il y a 5 ans |
 Karol Harasim
|
6c91339f55
Remove vexriscv support.
|
il y a 5 ans |
|
bors[bot]
|
422a1625cf
Merge #47
|
il y a 5 ans |
|
Vadim Kaushan
|
66ebf47f28
Add change log entry
|
il y a 5 ans |
|
Vadim Kaushan
|
5211b5b699
Replace asm! with llvm_asm!
|
il y a 5 ans |
|
bors[bot]
|
d13776ad66
Merge #49
|
il y a 5 ans |
|
Vadim Kaushan
|
d9b7304666
Add change log entry
|
il y a 5 ans |
|
Vadim Kaushan
|
b0f75fb2e9
Update MSRV
|
il y a 5 ans |
|
Vadim Kaushan
|
3aaa2f48eb
Update dependencies
|
il y a 5 ans |
