 bors[bot]
|
3df404cb37
Merge #45
|
4 years ago |
|
bors[bot]
|
174ef71651
Merge #44
|
4 years ago |
 Vadim Kaushan
|
a804abda7e
Remove #![deny(warnings)] (anti-pattern)
|
4 years ago |
|
Vadim Kaushan
|
38cb558f0a
Check code style on CI
|
4 years ago |
|
bors[bot]
|
c58e34961d
Merge #43
|
4 years ago |
 Ales Katona
|
184d511b1c
fix cargo fmt
|
4 years ago |
|
bors[bot]
|
16644b6cad
Merge #40
|
4 years ago |
|
bors[bot]
|
400fe44fa9
Merge #42
|
4 years ago |
|
bors[bot]
|
bad98ec38d
Merge #41
|
4 years ago |
 Ilya Epifanov
|
040eb2c805
using `riscv-target` with compatible MSRV
|
4 years ago |
|
Ilya Epifanov
|
0b1131dd20
Only checking for necessary extensions when linking
|
4 years ago |
|
Vadim Kaushan
|
b7319d00d8
Allow nightly build to fail
|
5 years ago |
|
Vadim Kaushan
|
7ecbf66955
Remove obsolete CI hack
|
5 years ago |
 Diego Barrios Romero
|
2b5315e834
Document MSRV on README
|
5 years ago |
|
bors[bot]
|
255ef60f1a
Merge #38
|
5 years ago |
|
Vadim Kaushan
|
99e189199b
Release v0.5.6
|
5 years ago |
|
Vadim Kaushan
|
9a65a7023e
Update CHANGELOG.md
|
5 years ago |
|
bors[bot]
|
30af64cad7
Merge #37
|
5 years ago |
 Sean Cross
|
f54f90f31c
assemble: add powershell script
|
5 years ago |
|
Sean Cross
|
8f7f5412e9
bin: rebuild asm file with vexriscv instructions
|
5 years ago |
|
Sean Cross
|
54a0364304
register: add vexriscv-specific registers
|
5 years ago |
|
bors[bot]
|
459421dbd3
Merge #36
|
5 years ago |
|
Vadim Kaushan
|
7590a98318
Release v0.5.5
|
5 years ago |
|
Vadim Kaushan
|
4bc23c6431
Add CHANGELOG.md
|
5 years ago |
|
bors[bot]
|
e5e0888818
Merge #35
|
5 years ago |
 Gui Andrade
|
ea1f028a57
Add mideleg register support
|
5 years ago |
|
bors[bot]
|
0259333c75
Merge #34
|
5 years ago |
|
Gui Andrade
|
7a9aa062a0
Allow writing directly to satp register
|
5 years ago |
|
Gui Andrade
|
95c52341c4
mip: Add set/clear functions for bits
|
5 years ago |
|
bors[bot]
|
0eda3c511c
Merge #32
|
5 years ago |
